- Analog, Mixed-Signal, RFIC
- PLL and VCO
- Opto-electronic communications
- SiGe Bicmos and CMOS
- Intellectual property
- Patent and prior art search
- Expert Witness
DESIGN specialists in IC design of mixed signal circuits, including Phase-Locked Loops, VCO, ADC, DAC, DDS, Synthesizers, Sigma-Delta, SONET and other analog high speed blocks. Over 40 years of combined experience designing mixed signal and high-speed analog integrated circuits with state-of-the-art commercial technologies: Bicmos (SiGe), SOS, CMOS and GaAs. Lead designs for numerous commercially available products that include RF Transceivers, Synthesizers, and 2.5, 10 and 40 Gb/s mixed signal ICs. Strong DSP background.
Intellectual property and know-how
- Phase Locked Loop - CDR, Synthesizer
- Delay Locked Loop - DLL, Interpolation
- Serdes (Serializer and deserializer)- Sonet
- Digital to Analog - high speed
- Analog to Digital Converters - including Sigma Delta
- Direct Digital Synthesizers - DDS
- Voltage Controlled Oscillators
- Current Mode Logic in CMOS
SUMMARY OF RECENT ACTIVITIES
- Competitive analysis and Intellectual Property search
- DDS and hybrid PLL loops
- Expert Witness on PLLs at the International Trade Commission
- Ultra-Wide Band Radio Frequency integrated circuits in SiGe process.
- Optical Phase Locked Loops for Darpa proposal
- Phase noise reduction in SOI Fractional-N Sigma Delta Synthesizer
- Silicon-photonics Mach-Zehnder modulator in SiGe process.
- High speed VCOs in 120GHz and 200GHz SiGe process. Octave-tuning VCO and synthesizer of broad frequency applications.
Numerous other chips include 40G dividers, TIA, Laser driver, TWA, Limiting Amplifier, LNA, Mixer, IQ modulator, VCO's up to 45GHz, and 15 GHz accumulators.
CDR functions in 0.25um through 0.13um CMOS for fiber communications at 2.5Gb/s and 10Gb/s. VCO design and architectures for PLL and data recovery.
Design, layout and test of many integrated circuits for RF in BICMOS on SOI.
2.5 GHz PLL/CRU, and mux/demux functions up to 5 GHz, using 13 GHz bipolar process. Delay Locked Loop (DLL) ICs that had resolution better than 100 pS. MSI circuit for timing delay adjustment, having a resolution of 40 pS.
ATE products in ATT CBICU complementary bipolar process. 275 MHz monolithic PLL and Bipolar RAMDAC.
Combination A/D and D/A converter for sub-ranging hybrid product. Sample-hold, current mode amplification and characterization of both ADC and DAC. 75 MHz reduced power 8-bit A/D converter IC.
Monolithic Microwave Integrated Circuit (MMIC) 6-to-18 GHz amplifiers in GaAs, including hybrid. S-parameter modeling of transistors.
Participation in several start-ups from the beginning, including recruitment and setting up the design tools. Recent work on SOS and photonics. Expert witness experience in patent litigation in PLL and VCO.
SERVICES include product design, layout, fab interfacing, product characterization, technical marketing; and patent consulting.
PUBLICATIONS
- "Design of a 10 GHz Silicon Modulator Based on a 0.25 um CMOS Process: A Silicon Photonic Approach," 2006 Photonics West, San Jose, CA.
- "SiGe 43.2 Gb/s 4:1 Multiplexor and Clock Multiplier for OC-768 Fiber Communications," 2003 RFIC Symposium, Philadelphia, PA.
- "A SiGe 10-Gb/s Multi-Pattern Bit Error Rate Tester," 2003 RFIC Symposium, Philadelphia, PA.
- "Fully-Integrated SONET OC48 Transceiver in Standard CMOS", 2001 International Solid State Circuits Conference, San Francisco, CA
- "Unaided 2.5 Gb/s Silicon Bipolar Clock and Data Recovery IC," 1998 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Baltimore, MD.
- "2.488 Gb/s Silicon Bipolar Clock and Data Recovery IC for SONET (OC-48)," IEEE 1998 Custom Integrated Circuits Conference, Santa Clara, CA.
- "A Gate-Array Based 500 MHz Triple Channel ATE Controller with 40 pS Timing Verniers," IEEE VLSI Test Symposium, Princeton, N.J., 1995.
- "An Integrated PLL Clock Generator for 275 MHz Graphic Displays," 1990 IEEE Custom Integrated Circuits Conference, Boston, MA, and in Monolithic Phase-Locked Loops and Clock Recovery Circuits, B. Razavi, editor, IEEE Press, 1996.
- Contributed two articles to the Wiley Encyclopedia of Electrical and Electronics Engineering, 1999, on Bipolar Logic Circuits and Variable Frequency Oscillators, and one to the Wiley Encyclopedia of RF and Microwave Engineering.
Email:germang@ieee.org
bravenet.com